Cookies Policy
We use cookies to improve our site and your experience. By continuing to browse our site you accept our cookie policy. Find out More
Close
  • Menu
About

About

I am a senior member of the Association for Computing Machinery, an Associate Professor at the Department of Informatics of the University of Minho, and a researcher at HASLab/INESC TEC. I obtained my degree of Docteur de L'Ecole Polytechnique (Paris) in 2001 and my Habilitation from the University of Minho in 2015. In the past I have worked on linear logic and functional programming; more recently my work focused on deductive program verification and model checking of software, which were the subjects of the AVIACC project that I coordinated. I am one of the authors of the textbook "Rigorous Software Development: an Introduction to Program Verification". 

Interest
Topics
Details

Details

  • Name

    Jorge Sousa Pinto
  • Cluster

    Computer Science
  • Role

    Research Coordinator
  • Since

    01st November 2011
Publications

2019

A Generalized Program Verification Workflow Based on Loop Elimination and SA Form

Authors
Belo Lourenco, C; Frade, MJ; Sousa Pinto, J;

Publication
Proceedings - 2019 IEEE/ACM 7th International Workshop on Formal Methods in Software Engineering, FormaliSE 2019

Abstract
This paper presents a minimal model of the functioning of program verification and property checking tools based on (i) the encoding of loops as non-iterating programs, either conservatively, making use of invariants and assume/assert commands, or in a bounded way; and (ii) the use of an intermediate single-assignment (SA) form. The model captures the basic workflow of tools like Boogie, Why3, or CBMC, building on a clear distinction between operational and axiomatic semantics. This allows us to consider separately the soundness of program annotation, loop encoding, translation into SA form, and VC generation, as well as appropriate notions of completeness for each of these processes. To the best of our knowledge, this is the first formalization of a bounded model checking of software technique, including soundness and completeness proofs using Hoare logic; we also give the first completeness proof of a deductive verification technique based on a conservative encoding of invariant-annotated loops with assume/assert in SA form, as well as the first soundness proof based on a program logic. © 2019 IEEE.

2018

K-Taint: An Executable Rewriting Logic Semantics for Taint Analysis in the K Framework

Authors
Alam, MI; Halder, R; Goswami, H; Pinto, JS;

Publication
Proceedings of the 13th International Conference on Evaluation of Novel Approaches to Software Engineering, ENASE 2018, Funchal, Madeira, Portugal, March 23-24, 2018.

Abstract

2018

Runtime verification of autopilot systems using a fragment of MTL-?

Authors
Pedro, AD; Pinto, JS; Pereira, D; Pinho, LM;

Publication
International Journal on Software Tools for Technology Transfer

Abstract
Current real-time embedded systems development frameworks lack support for the verification of properties using explicit time where counting time (i.e., durations) may play an important role in the development process. Focusing on the real-time constraints inherent to these systems, we present a framework that addresses the specification of duration properties for runtime verification by employing a fragment of metric temporal logic with durations. We also provide an overview of the framework, the synthesis tools, and the library to support monitoring properties for real-time systems developed in C++11. The results obtained provide clear evidence of the feasibility and advantages of employing a duration-sensitive formalism to increase the dependability of avionic controller systems such as the PX4 and the Ardupilot flight stacks. © 2017 Springer-Verlag GmbH Germany

2018

A Generalized Approach to Verification Condition Generation

Authors
Lourenço, CB; Frade, MJ; Nakajima, S; Pinto, JS;

Publication
2018 IEEE 42nd Annual Computer Software and Applications Conference, COMPSAC 2018, Tokyo, Japan, 23-27 July 2018, Volume 1

Abstract

2017

SMT-based schedulability analysis using RMTL-?

Authors
Matos Pedro, Ad; Pereira, D; Pinho, LM; Pinto, JS;

Publication
SIGBED Review

Abstract

Supervised
thesis

2015

Software Verification and Defect Analysis

Author
Claudio Filipe Belo Silva Lourenço

Institution
UM

2015

Dynamic contracts for verification and enforcement of real-time systems properties

Author
André Matos Pedro

Institution
UM