Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Sobre

Sobre

Licenciei-me em Engenharia Eletrotécnica e Computadores na Faculdade de Engenharia da Universidade do Porto em 1985. Desde essa data entrei na Faculdade de Engenharia como Assistente Estagiário e ao mesmo tempo no recém criado INESC do Porto, onde nos primeiros anos desenvolvi trabalho na área da Investigação Operacional, Computação Gráfica e Microeletrónica, que foi o tema do meu projeto final de curso. Durante vários anos estive integrado no grupo de CAD e Microeletrónica do INESC Porto e mais recentemente associei-me ao atual Centro de Robótica e Sistemas Autónomos onde tenho colaborado na conceção e desenvolvimento de sistemas robóticos marinhos, em particular veículos autónomos de elevada autonomia. 

Concluí o Doutoramento em Engenharia Eletrotécnica e Computadores em 1998, na área da conceção e desenvolvimento de sistemas computacionais reconfiguráveis. Atualmente sou Professor Associado na Faculdade de Engenharia da Universidade do Porto onde tenho lecionado nas áreas de projeto de sistemas digitais para tecnologias microintegradas, microeletrónica digital e circuitos elétricos. A minha área de especialização principal situa-se na conceção de sistemas computacionais dedicados e sua implementação em plataformas digitais reconfiguráveis baseados em dispositivos digitais FPGA (Field-Programmable Gate Array).

Tópicos
de interesse
Detalhes

Detalhes

008
Publicações

2021

A Novel Simulation Platform for Underwater Data Muling Communications Using Autonomous Underwater Vehicles

Autores
Teixeira, FB; Ferreira, BM; Moreira, N; Abreu, N; Villa, M; Loureiro, JP; Cruz, NA; Alves, JC; Ricardo, M; Campos, R;

Publicação
Comput.

Abstract
Autonomous Underwater Vehicles (AUVs) are seen as a safe and cost-effective platforms for performing a myriad of underwater missions. These vehicles are equipped with multiple sensors which, combined with their long endurance, can produce large amounts of data, especially when used for video capturing. These data need to be transferred to the surface to be processed and analyzed. When considering deep sea operations, where surfacing before the end of the mission may be unpractical, the communication is limited to low bitrate acoustic communications, which make unfeasible the timely transmission of large amounts of data unfeasible. The usage of AUVs as data mules is an alternative communications solution. Data mules can be used to establish a broadband data link by combining short-range, high bitrate communications (e.g., RF and wireless optical) with a Delay Tolerant Network approach. This paper presents an enhanced version of UDMSim, a novel simulation platform for data muling communications. UDMSim is built upon a new realistic AUV Motion and Localization (AML) simulator and Network Simulator 3 (ns-3). It can simulate the position of the data mules, including localization errors, realistic position control adjustments, the received signal, the realistic throughput adjustments, and connection losses due to the fast SNR change observed underwater. The enhanced version includes a more realistic AML simulator and the antenna radiation patterns to help evaluating the design and relative placement of underwater antennas. The results obtained using UDMSim show a good match with the experimental results achieved using an underwater testbed. UDMSim is made available to the community to support easy and faster evaluation of underwater data muling oriented communications solutions and to enable offline replication of real world experiments.

2020

PSION plus : Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs

Autores
Truppel, A; Tseng, TM; Bertozzi, D; Alves, JC; Schlichtmann, U;

Publicação
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

Abstract
Optical networks-on-chip (ONoCs) are a promising solution for high-performance multicore integration with better latency and bandwidth than traditional electrical NoCs. Wavelength-routed ONoCs (WRONoCs) offer yet additional performance guarantees. However, WRONoC design presents new EDA challenges which have not yet been fully addressed. So far, most topology analysis is abstract, i.e., overlooks layout concerns, while for layout the tools available perform place and route (P&R) but no topology optimization. Thus, a need arises for a novel optimization method combining both aspects of WRONoC design. In this article, such a method, PSION+, is laid out. This new procedure uses a linear programming model to optimize a WRONoC physical layout template to optimality. This template-based optimization scheme is a new idea in this area that seeks to minimize problem complexity while keeping design flexibility. A simple layout template format is introduced and explored. Finally, multiple model reduction techniques to reduce solver run-time are also presented and tested. When compared to the state-of-the-art design procedure, results show a decrease in maximum optical insertion loss of 41%.

2020

PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs

Autores
Truppel, A; Tseng, T; Bertozzi, D; Alves, JC; Schlichtmann, U;

Publicação
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Abstract

2019

PSION: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs

Autores
Truppel, A; Tseng, TM; Bertozzi, D; Alves, JC; Schlichtmann, U;

Publicação
PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19)

Abstract
Optical Networks-on-Chip (ONoCs) are a promising solution for high-performance multi-core integration with better latency and bandwidth than traditional Electrical NoCs. Wavelength-routed ONoCs (WRONoCs) offer yet additional performance guarantees. However, WRONoC design presents new EDA challenges which have not yet been fully addressed. So far, most topology analysis is abstract, i.e., overlooks layout concerns, while for layout the tools available perform Place & Route (P&R) but no topology optimization. Thus, a need arises for a novel optimization method combining both aspects of WRONoC design. In this paper such a method, PSION, is laid out. When compared to the state-of-the-art design procedure, results show a 1.8x reduction in maximum optical insertion loss.

2019

An Alternative SNR Computation Method for ADC Testing

Autores
Machado da Silva, JM; Carlos Alves, JC;

Publicação
2019 XXXIV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS)

Abstract
An alternative approach to compute the signal to noise ratio of analogue to digital converters based on the computation of the cross-correlation coefficient of the captured response is proposed here. It is shown, after simulation and experimental results, that this approach allows obtaining good accuracy results with the added advantages of not requiring coherent sampling and high purity sine wave stimuli.

Teses
supervisionadas

2021

Rethinking a Deep Learning Pipeline for Images

Autor
Ricardo Pereira de Magalhães Cruz

Instituição
UP-FCUP

2021

Observability and Controllability in Scenario-based Integration Testing of Time-Constrained Distributed Systems

Autor
Bruno Miguel Carvalhido Lima

Instituição
UP-FEUP

2021

Field-Configurable GPU

Autor
Pedro Rodrigues de Castro

Instituição
UP-FEUP

2021

Deteção de patologia em sons cardíacos usando deep learning

Autor
JOSÉ PEDRO INEZ DE MEIRA TORRES

Instituição
IPP-ISEP

2021

Fault grading analysis and IP architectural updates to achieve automotive grade standards

Autor
André Xavier Matos

Instituição
UP-FEUP