2017
Autores
Nikolic, B; Pinho, LM;
Publicação
REAL-TIME SYSTEMS
Abstract
The Network-on-Chip (NoC) architecture is an interconnect network with a good performance and scalability potential. Thus, it comes as no surprise that NoCs are among the most popular interconnect mediums in nowadays available many-core platforms. Over the years, the real-time community has been attempting to make NoCs amenable to the real-time analysis. One such approach advocates to employ virtual channels. Virtual channels are hardware resources that can be used as an infrastructure to facilitate flit-level preemptions between communication traffic flows. This gives the possibility to implement priority-preemptive arbitration policies in routers, which is a promising step towards deriving real-time guarantees for NoC traffic. So far, various aspects of priority-preemptive NoCs were studied, such as arbitration, priority assignment, routing, and workload mapping. Due to a potentially large solution space, the majority of available techniques are heuristic-centric, that is, either pure heuristics, or heuristic-based search strategies are used. Such approaches may lead to an inefficient use of hardware resources, and may cause a resource over-provisioning as well as unnecessarily high design-cost expenses. Motivated by this reality, we take a different approach, and propose an integer linear program to solve the problems of priority assignment and routing of NoC traffic. The proposed method finds optimal routes and priorities, but also allows to reduce the search space (and the computation time) by fixing either priorities or routes, and derive optimal values for remaining parameters. This framework is used to experimentally evaluate both the scalability of the proposed method, as well as the efficiency of existing priority assignment and routing techniques.
2017
Autores
Bernardo, MdRM;
Publicação
Handbook of Research on Entrepreneurial Development and Innovation Within Smart Cities - Advances in Environmental Engineering and Green Technologies
Abstract
2017
Autores
Lopes, DdQ; Schlemmer, E;
Publicação
Revista EDaPECI
Abstract
2017
Autores
Backes, L; Schlemmer, E; Ratto, CG;
Publicação
Revista Ibero-Americana de Estudos em Educação
Abstract
2017
Autores
Kurunathan, H; Severino, R; Koubaa, A; Tovar, E;
Publicação
2017 IEEE 13TH INTERNATIONAL WORKSHOP ON FACTORY COMMUNICATION SYSTEMS (WFCS 2017)
Abstract
With an advancement towards the paradigm of Internet of Things (IoT), in which every device will be interconnected and communicating with each other, the field of wireless sensor networks has helped to resolve an ever-growing demand in meeting deadlines and reducing power consumption. Among several standards that provide support for IoT, the recently published IEEE 802.15.4e protocol is specifically designed to meet the QoS requirements of industrial applications. IEEE 802.15.4e provides five Medium-Access Control (MAC) behaviors, including three that target time-critical applications: Deterministic and Synchronous Multichannel Extension (DSME); Time Slotted Channel Hopping (TSCH) and Low Latency Deterministic Network (LLDN). However, the standard and the literature do not provide any worst-case bound analysis of these behaviors, thus it is not possible to effectively predict their timing performance in an application and accurately devise a network in accordance to such constraints. This paper fills this gap by contributing network models for the three time-critical MAC behaviors using Network Calculus. These models allow deriving the worst-case performance of the MAC behaviors in terms of delay and buffering requirements. We then complement these results by carrying out a thorough performance analysis of these MAC behaviors by observing the impact of different parameters.
2017
Autores
Malta M.C.; Centenera P.; Gonzalez-Blanco E.;
Publicação
Developing Metadata Application Profiles
Abstract
This chapter presents the early stages of a metadata application profile (MAP) development that uses a process of reverse engineering. The context of this development is the European poetry, more specifically the poetry metrics and all dimensions that exist around this context. This community of practice has a certain number of digital repertoires that store this information and that are not interoperable. This chapter presents some steps of the definition of the MAP Domain Model. It shows how the developers having as starting point these repertoires, and by means of a reverse engineering process are modeling the functional requirements of each repertoire using the use-case modeling technique and are analyzing every database logical models to extract the conceptual model of each repertoire. The final goal is to develop a common conceptual model in order to use it as basis, together with other sources of information, for the definition of the Domain Model.
The access to the final selection minute is only available to applicants.
Please check the confirmation e-mail of your application to obtain the access code.