Cookies Policy
The website need some cookies and similar means to function. If you permit us, we will use those means to collect data on your visits for aggregated statistics to improve our service. Find out More
Accept Reject
  • Menu
Publications

2013

Preface to the Special Issue on Contributions to Applied Combinatorial Optimization

Authors
Viana, A; Miguel Gomes, AM; Costa, T;

Publication
INTERNATIONAL TRANSACTIONS IN OPERATIONAL RESEARCH

Abstract

2013

Towards a Faster Network-Centric Subgraph Census

Authors
Paredes, P; Ribeiro, P;

Publication
2013 IEEE/ACM INTERNATIONAL CONFERENCE ON ADVANCES IN SOCIAL NETWORKS ANALYSIS AND MINING (ASONAM)

Abstract
Determining the frequency of small subgraphs is an important computational task lying at the core of several graph mining methodologies, such as network motifs discovery or graphlet based measurements. In this paper we try to improve a class of algorithms available for this purpose, namely network-centric algorithms, which are based upon the enumeration of all sets of k connected nodes. Past approaches would essentially delay isomorphism tests until they had a finalized set of k nodes. In this paper we show how isomorphism testing can be done during the actual enumeration. We use a customized g-trie, a tree data structure, in order to encapsulate the topological information of the embedded subgraphs, identifying already known node permutations of the same subgraph type. With this we avoid redundancy and the need of an isomorphism test for each subgraph occurrence. We tested our algorithm, which we called FaSE, on a set of different real complex networks, both directed and undirected, showcasing that we indeed achieve significant speedups of at least one order of magnitude against past algorithms, paving the way for a faster network-centric approach.

2013

Thermographic and Visible Spectrum Camera Calibration for Marine Robotic Target Detection

Authors
Dias, A; Bras, C; Martins, A; Almeida, J; Silva, E;

Publication
2013 OCEANS - SAN DIEGO

Abstract
In the context of detection, location and tracking of human targets with combination of thermographic and visible cameras, this paper addresses the problem of geometric calibration of thermographic and visible spectrum cameras necessary for the stereo perception of targets in the robot frame. A method for precise geometric calibration of thermographic and visible cameras in the autonomous surface vehicle (ASV) ROAZ II is presented. The method combine the utilization of special patterns for intrinsic calibration of thermographic cameras, with the usage of a high-resolution 3D laser scanner for the extrinsic calibration, relating the cameras frames with the robot frame. Calibration process results are presented and analyzed.

2013

Fine-grained Patches for Java Software Upgrades

Authors
Marques, ERB;

Publication
HotSWUp

Abstract

2013

Real-time and continuous hand gesture spotting: An approach based on artificial neural networks

Authors
Neto, P; Pereira, D; Pires, JN; Moreira, AP;

Publication
ICRA

Abstract

2013

Hardware pipelining of repetitive patterns in processor instruction traces

Authors
Bispo, J; Cardoso, JMP; Monteiro, J;

Publication
Journal of Integrated Circuits and Systems

Abstract
Dynamic partitioning is a promising technique where computations are transparently moved from a General Purpose Processor (GPP) to a coprocessor during application execution. To be effective, the mapping of computations to the coprocessor needs to consider aggressive optimizations. One of the mapping optimizations is loop pipelining, a technique extensively studied and known to allow substantial performance improvements. This paper describes a technique for pipelining Megablocks, a type of runtime loop developed for dynamic partitioning. The technique transforms the body of Mega-blocks into an acyclic dataflow graph which can be fully pipe-lined and is based on the atomic execution of loop iterations. For a set of 9 benchmarks without memory operations, we generated pipelined hardware versions of the loops and esti-mate that the presented loop pipelining technique increases the average speedup of non-pipelined coprocessor accelerated designs from 1.6× to 2.2×. For a larger set of 61 benchmarks which include memory operations, we estimate through simulation a speedup increase from 2.5× to 5.6× with this technique.

  • 3155
  • 4542