Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Publicações

Publicações por Vítor Grade Tavares

2023

Depletion Based Digital and Analogue Circuits with n-Channel IGZO Thin Film Transistors

Autores
Carvalho, G; Pereira, M; Kiazadeh, A; Tavares, VG;

Publicação
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS

Abstract
In this work, both analogue and digital depletionmode single channel transistor circuits are presented and are simulated using an n-channel IGZO technology with V-TH =-0.87V. A logic family is introduced, suppressing the need for an additional voltage level and level restoring circuitry. Furthermore, in the analogue domain, a depletion current mirror topology is presented with demonstrated small current error. Finally, the current mirror is used in the design of an OpAmp, achieving a simulated open-loop gain of 45 dB, CMRR of 58 dB, unity-gain frequency of 444 kHz and a phase margin of 71 degrees.

2001

Design implementation of a biologically realistic olfactory cortex in analog VLSI

Autores
Principe, JC; Tavares, VG; Harris, JG; Freeman, WJ;

Publicação
Proceedings of the IEEE

Abstract
This paper reviews the problem of translating signals into symbols preserving maximally the information contained in the signal time structure. In this context, we motivate the use of nonconvergent dynamics for the signal to symbol translator. We then describe a biologically realistic model of the olfactory system proposed by Walter Freeman that has locally stable dynamics but is globally chaotic. We show how we can discretize Freemans model using digital signal processing techniques, providing an alternative to the more conventional Runge-Kutta integration. This analysis leads to a direct mixed-signal {analog amplitude/discrete time) implementation of the dynamical building block that simplifies the implementation of the interconnect. We present results of simulations and measurements obtained from a fabricated analog very large scale integration (VLSI) chip. © 2001 IEEE.

2012

BIST Design for Analog Cell Matching

Autores
Duarte, C; Cavadas, H; Coke, P; Malheiro, L; Tavares, VG; de Oliveira, PG;

Publicação
2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)

Abstract
This work addresses a built-in self-test methodology for circuit cell identification under specific matching conditions. The proposed technique is applied to the CMOS realization of a reduced-KII network, which is a system model of the biological olfactory cortex. This model behaves as an associative memory, a useful tool for information and adaptive processes. Based on a mixed-signal approach, the test strategy makes proper use of the circuits comprising the network structure, and provides self reconfiguration as well. Both testing procedures and design of essential building blocks are described in this paper. Simulation results are presented for a reduced-KII network comprising 128-cells, sequentially tested for matching in terms of offsets and their dynamic performances.

1999

F&H filter: a novel ultra-low power discrete time filter

Autores
Grade Tavares, VM; Principe, JC; Harris, JG;

Publicação
Electronics Letters

Abstract
A new technique for designing filters with long time constants in the discrete time domain is presented. The F&H (filter and hold) methodology halts the state of a continuous time filter every T seconds resulting in a filter implementation with time constants that can be controlled in three distinct ways: by the sampling period T, the duty cycle k = t/T or the time constant of the continuous time filter prototype. The final filter can be constructed from a typical Gm-C technique with very low power consumption.

1998

Towards a silicon implementation of the olfactory system

Autores
Tavares Vitor, MG; Principe Jose, C;

Publicação
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Abstract
Our main interest is the development of a computational efficient VLSI implementation of a highly complex system proposed by Freeman to explain chaotic dynamics in the olfactory cortex using discrete time techniques. One of the issues involved with this implementation approach is the offset. This paper presents a simulation of a novel circuit for offset cancellation in Switch Current circuits. According to simulation results, this new technique is able to cancel the offset and has a low sensitivity to changes in feedback parameters associated with the delay (z-1) operation.

1998

Discrete network implementation of Freeman's model of the olfactory system

Autores
Tavares Vitor, MG; Principe, J; Lynn, G;

Publicação
IEEE International Conference on Neural Networks - Conference Proceedings

Abstract
This paper presents results concerning a full digital implementation of the KII and KIII model proposed by Freeman to explain the chaotic behavior of the mammalian's Olfactory Cortex. The environment used for the task is a commercial neural network package. The immediate goal is to offer a computational efficient alternative to Runge-Kutta methods of solving the system's differential equations. To accomplish the goal the differential equations impulse response were sampled and decomposed over the gamma basis. Both models, KII and KIII, are presently working as associative memories, where stored patterns can be recalled from an input pattern.

  • 10
  • 12