Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Publicações

Publicações por Manuel Cândido Santos

2017

Performance improvement of a buck converter using Kalman filtering

Autores
Pereira, A; Duarte, C; Costa, P; Gora, W;

Publicação
International Journal of Power Electronics

Abstract
This paper presents a predictive current control algorithm for a synchronous buck converter using an extended Kalman filter (EKF) algorithm. The predictive approach avoids the need of current-sensing circuitry and provides insensitivity to Gaussian noise sources at the output of the buck converter, which is the same as the control loop input. The method requires a model for the buck converter, the EKF design, and current loop tuning. All these prerequisites are described in this work along with the implementation of the algorithm in a state of the art microcontroller. Simulation and experimental results show that while maintaining a good step response, the proposed method provides better results than standard methods when Gaussian noise is present at the output voltage. © 2017 Inderscience Enterprises Ltd.

2017

Circuit Design -- Anticipate, Analyze, Exploit Variations

Autores
Stephan Weber; Candido Duarte;

Publicação

Abstract

2025

A Review on Distributed Voltage Regulators for High-Performance Integrated Circuits

Autores
Oliveira, G; Duarte, C; Santos, MB; Pina, M;

Publicação
U.Porto Journal of Engineering

Abstract
Conventional power distribution networks (PDNs), in which individual voltage regulators power the entire integrated circuit (IC), are ineffective for high-power, large-area ICs. In highperformance systems-on-chip (SoCs) and microprocessors (in particular those designed for AI applications), shrinking technology nodes are leading to higher current densities, which impose thermal constraints and limit the portion of the chip that can be simultaneously powered (“dark silicon”). PDNs with point-of-load regulation offer a promising alternative. The distributed nature of their design inherently relaxes thermal constraints while minimizing high-current routing overhead (IR drops), thereby improving the PDN efficiency. In this work, the concept of on-chip distributed voltage regulation is introduced. Previously reported distributed voltage regulator designs are reviewed, emphasizing their major achievements and limitations. Then, the challenges that hinder a more ubiquitous adoption of such designs, namely stability (analysis) and unbalanced load sharing, are discussed. Existing solutions addressing these challenges are also presented. Finally, a comparative analysis of the performance of these regulators is presented, and insights into the future direction of distributed voltage regulation are offered. © (2025), (Universidade do Porto - Faculdade de Engenharia). All rights reserved.

  • 6
  • 6