Cookies
O website necessita de alguns cookies e outros recursos semelhantes para funcionar. Caso o permita, o INESC TEC irá utilizar cookies para recolher dados sobre as suas visitas, contribuindo, assim, para estatísticas agregadas que permitem melhorar o nosso serviço. Ver mais
Aceitar Rejeitar
  • Menu
Publicações

Publicações por HumanISE

2011

Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks

Autores
Ferreira, RS; Cardoso, JMP; Damiany, A; Vendramini, J; Teixeira, T;

Publicação
JOURNAL OF SYSTEMS ARCHITECTURE

Abstract
Reconfigurable computing architectures are commonly used for accelerating applications and/or for achieving energy savings. However, most reconfigurable computing architectures suffer from computationally demanding placement and routing (P&R) steps. This problem may disable their use in systems requiring dynamic compilation (e.g., to guarantee application portability in embedded systems). Bearing in mind the simplification of P&R steps, this paper presents and analyzes a coarse-grained reconfigurable array (CGRA) extended with global multistage interconnect networks, specifically Omega Networks. We show that integrating one or two Omega Networks in a CGRA permits to simplify the P&R stage resulting in both low hardware resource overhead and low performance degradation (18% for an 8 x 8 array). We compare the proposed CGRA, which integrates one or two Omega Networks, with a CGRA based on a grid of processing elements with reach neighbor interconnections and with a torus topology. The execution time needed to perform the P&R stage for the two array architectures shows that the array using two Omega Networks needs a far simpler and faster P&R. The P&R stage in our approach completed on average in about 16 x less time for the 17 benchmarks used. Similar fast approaches needed CGRAs with more complex interconnect resources in order to allow most of the benchmarks used to be successfully placed and routed.

2011

Selected papers from the 17th reconfigurable architectures workshop (RAW2010)

Autores
Dasu, A; Cardoso, JMP; Bozorgzadeh, E; Becker, J;

Publicação
International Journal of Reconfigurable Computing

Abstract

2011

Code Transformations for Embedded Reconfigurable Computing Architectures

Autores
Diniz, PC; Cardoso, JMP;

Publicação
GENERATIVE AND TRANSFORMATIONAL TECHNIQUES IN SOFTWARE ENGINEERING III

Abstract
Embedded Systems permeate all aspects of our daily life, from the ubiquitous mobile devices (e.g., PDAs and smart-phones) to play-stations. set-top boxes, household appliances, and in every electronic system, be it large or small (e.g., in cars. wrist-watches). Most embedded systems are characterized by stringent design constraints such as reduced memory and computing capacity, severe power and energy restrictions, weight and space limitations, most importantly, very short life spans and thus strict design cycles. Reconfiguration has emerged as a key technology for embedded systems as it offers the promise of increased system performance and component number reduction. Reconfigurable components can be customized or specialized (even dynamically) to the task at hand, thereby executing specific tasks more efficiently leading to possible reductions of the weight and power. In this article, we introduce and discuss compilation techniques for reconfigurable embedded systems. We present specific compiler techniques focusing on source-level code transformations highlighting their potential and the applicability of generative programming techniques to this compilation domain.

2011

From Instruction Traces to Specialized Reconfigurable Arrays

Autores
Bispo, J; Cardanha Paulino, NM; Cardoso, JMP; Ferreira, JC;

Publicação
2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Mexico, November 30 - December 2, 2011

Abstract
This paper presents an offline tool-chain which automatically extracts loops (Mega blocks) from Micro Blaze instruction traces and creates a tailored Reconfigurable Processing Unit (RPU) for those loops. The system moves loops from the CPU to the RPU transparently, at runtime, and without changing the executable binaries. The system was implemented in an FPGA and for the tested kernels measured speedups ranged between 3.9x and 18.2x for a Micro Blaze CPU without cache. We estimate speedups from 1.03x to 2.01x, when comparing to the best estimated performance achieved with a single Micro Blaze. © 2011 IEEE.

2011

Storytelling Meets the Social Web: An HTML5 Cross-Platform Application for Older Adults

Autores
Sousa, TB; Tenreiro, P; Silva, PA; Rodrigues, EM;

Publicação
HUMAN-COMPUTER INTERACTION - INTERACT 2011, PT IV

Abstract
This demonstration presents a storytelling application specifically designed for older adults to share stories and thoughts. Studies claim that older adults commonly have difficulties in engaging with on-line social networks [1], but increased social inclusion and sense of well-being has been observed in those who engage [2]. While following a user-centered design approach, we have developed an HTML5 device-independent and intuitive social web application which addresses older adults' specific needs and age-related impairments, allowing them to connect to their friends and family through storytelling.

2011

Cross-Platform Social Web Application for Older Adults with HTML 5

Autores
Sousa, TB; Tenreiro, P; Silva, PA; Nunes, F; Rodrigues, EM;

Publicação
ENTERTAINMENT COMPUTING - ICEC 2011

Abstract
Online social networks can potentially play an important role in connecting older adults with family and friends who often live far. However, adoption of social Web services among the elderly is still very limited because the user interfaces are not adapted to them and also because few of their friends use such services. This paper introduces a mobile Web application designed with older adults' characteristics in mind that integrates a popular social network.

  • 554
  • 662